This thesis considers the worst-case design of transistor
circuits for the realization of Majority Logic.
First the meaning of Majority Logic is discussed. The requirement
of an odd number of inputs for the realization of Majority
Logic is justified. The usefulness of Majority Logic in synthesizing
a Boolean expression is...