Skip to Content

Switch language English
- Switch language
- Deutsch
- English
- Español
- Français
- Italiano
- Português do Brasil
- 中文
Login

ScholarsArchive@OSU

Home
About
Help
Contact

Search ScholarsArchive@OSU

Advanced Search

Search Constraints

Start Over

Filtering by: Degree Field Electrical and Computer Engineering Remove constraint Degree Field: Electrical and Computer Engineering Degree Name Master of Science (M.S.) Remove constraint Degree Name: Master of Science (M.S.) Subject Analog-to-digital converters Remove constraint Subject: Analog-to-digital converters

« Previous | 1 - 10 of 22 | Next »

Relevance
Title [A-Z]
Title [Z-A]
Date Created ▼
Date Created ▲
Date Uploaded ▼
Date Uploaded ▲

Number of results to display per page

10 per page
20 per page
50 per page
100 per page

View results as:

List Gallery Masonry

Search Results

Design techniques for VCO based digital sensor readout circuits

Creator:

Prabha, Praveen

Abstract:

Sensors find a variety of applications in portable electronics, automotive and biomedical solutions. The demand for low power and high dynamic range makes the design of digital sensor readout circuits quite challenging. Traditionally, these circuits are realized using amplifiers with passive feedback or precision analog comparators which are power hungry...

Resource Type:

Masters Thesis
Compensation method of the excess loop delay in continuous-time delta-sigma ADCs based on model matching approach

Creator:

Guo, Jia

Abstract:

Continues-Time (CT) Delta-Sigma (ΔΣ) Analog-to-Digital Converters (ADCs) have one important constrain, namely the excess loop delay. Most previous excess lop delay compensation methods need to know the exact value of the excess loop delay in advance. However, the value of the excess loop delay is a uniformly distribution random variable....

Resource Type:

Masters Thesis
Techniques for improving timing accuracy of multi-gigahertz track/hold circuits

Creator:

Wang, Jingguang

Abstract:

Multi-Gigahertz sampling rate Analog-to-Digital Converters (ADC) with 5-8 bits resolution are used in many signal communication applications. Unfortunately, the performance of the high speed ADC is limited by the timing accuracy of the sampling clock. A small sampling uncertainty can cause a large error in the sampled voltage and result...

Resource Type:

Masters Thesis
Design of high-performance pipeline analog-to-digital converters in low-voltage processes

Creator:

Myers, Charles Grant

Abstract:

Pipeline analog-to-digital converters (ADCs) have long been used in high-speed systems for power-efficient data conversion. Broadband communication and video processing systems are placing high demands on converter accuracy and speed (above 14 bits and in the multiple-MHz range). The increasing converter requirements coupled with lower supply voltages in modern processes...

Resource Type:

Masters Thesis
Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters

Creator:

Sharma, Vivek

Abstract:

This thesis proposes a novel technique for the design of pipelined and cyclic ADCs utilizing generalized radix gain stages. Several models have been proposed for the optimization of high performance pipelined ADCs by various researchers. This work builds upon them, using a simple but accurate model to estimate the optimal...

Resource Type:

Masters Thesis
OP-AMP free SC biquad LPF and delta-sigma ADC

Creator:

Yoo, Kiseok

Abstract:

The objective of this work is to explore the feasibility of replacing conventional op-amps with inverters in switched-capacitor (SC) circuits. In order to verify the idea, a low-pass filter (LPF) and a second-order delta-sigma (∆Σ) analog-todigital converter (ADC) are designed in the 0.5-m CMOS technology. The low-pass filter structure is...

Resource Type:

Masters Thesis
20-stage pipelined ADC with radix-based calibration

Creator:

Yun, Chong Kyu

Abstract:

A radix-based calibration technique was previously proposed with a two-stage algorithmic analog-to-digital converter (ADC). The objective of this work is to verify the capability of radix-based calibration for a true multi-stage ADC. In order to prove the idea, a single bit-per-stage, 20-stage pipelined ADC is designed in a 0.35-μm CMOS...

Resource Type:

Masters Thesis
Design of current-mode track and hold circuits

Creator:

Chennam, Madhusudhan

Abstract:

A differential current-mode track-and-hold (T/H) amplifier is used to sample an analog input signal. A new closed-loop current-mode architecture has been developed that overcomes the stability problems associated with closed-loop architectures. The T/H circuit has been fabricated in a 0.35-μm quad-metal, double-poly CMOS process. The measured total harmonic distortion (THD)...

Resource Type:

Masters Thesis
Digital implementation of a mismatch-shaping successive-approximation ADC

Creator:

Coe, Matthew T.

Abstract:

Utilizing a two-capacitor topology, the digital implementation of an audio-band successive-approximation analog-to-digital converter (ADC) is explored in the context of mismatch-shaping where the mismatch estimates are accurate to the first order. A second-order Δ∑ loop was found to be effective in system simulations given a 0.1% capacitor mismatch. Spectral analysis...

Resource Type:

Masters Thesis
Error canceling low voltage SAR-ADC

Creator:

Wen, Jianping

Abstract:

The design of a switched capacitor successive approximation A/D converter is discussed in this thesis. This design adopts a novel capacitance mismatch error cancellation algorithm proposed in references [25, 27]. Detailed charge domain analysis is given in this thesis, which results in an improvement of the proposed algorithm by tracing...

Resource Type:

Masters Thesis

« Previous
Next »
1
2
3

Limit your search

Academic Affiliation

Electrical and Computer Engineering16
Electrical Engineering and Computer Science6

Advisor

Moon, Un Ku8
Temes, Gabor C.6
Kiaei, Sayfe3
Schreier, Richard2
Allstot, David J.1
more Advisors »

Commencement Year

Commencement Year range begin – Commencement Year range end

Current results range from 1990 to 2014

View distribution

Committee Member

Kiaei, Sayfe2
Moon, Un-Ku2
Schultz, Robert J.2
Temes, Gabor2
Coop, Leonard Bryan1
more Committee Members »

Creator

Abdennadher, Salem1
Chennam, Madhusudhan1
Coe, Matthew T.1
Dalal, Vineet R.1
Gao, Hairong1
more Creators »

Date

Date range begin – Date range end

Current results range from 1989 to 2014

View distribution

Decade

2010-20192
2000-20098
1990-199911
1980-19891

Degree Field

Electrical and Computer Engineering[remove]22

Degree Level

Master's22

Degree Name

Master of Science (M.S.)[remove]22

File Format

application/pdf1

Language

English [eng]22

License

All rights reserved7

Non-Academic Affiliation

Oregon State University. Graduate School22

Peer Reviewed

No19

Resource Type

Masters Thesis22

Rights Statement

Copyright Not Evaluated12
In Copyright10

Subject

Analog-to-digital converters[remove]22
Low voltage integrated circuits2
Modulators (Electronics)2
Adaptive signal processing1
Cascade converters1
more Subjects »

Scholars Archive is a service of Oregon State University Libraries & Press

121 The Valley Library
Corvallis, OR 97331-4501

Contact Us
Services for Persons with Disabilities

Powered by Hyrax 3.6.0

Copyright © 2018 Oregon State University
Licensed under the Apache License, Version 2.0

Core Trust application (pdf)