Search Constraints

Start Over
Filtering by: Creator Nguyen, Vy T. Remove constraint Creator: Nguyen, Vy T. Non-Academic Affiliation Oregon State University. Graduate School Remove constraint Non-Academic Affiliation: Oregon State University. Graduate School Subject Analog-to-digital converters Remove constraint Subject: Analog-to-digital converters

Search Results

  • Compensation method of the excess loop delay in continuous-time delta-sigma ADCs based on model matching approach

    Creator:
    Guo, Jia
    Abstract:
    Continues-Time (CT) Delta-Sigma (ΔΣ) Analog-to-Digital Converters (ADCs) have one important constrain, namely the excess loop delay. Most previous excess lop delay compensation methods need to know the exact value of the excess loop delay in advance. However, the value of the excess loop delay is a uniformly distribution random variable....
    Resource Type:
    Masters Thesis
    Full Text:
    quantizer is in DT domain. A CT pulse ˆ( )y t is generated through the DAC block which is a discrete-to

  • High efficiency wideband low-power delta-sigma modulators

    Creator:
    Lee, Sang Hyeon
    Abstract:
    Delta-sigma analog-to-digital converters traditionally have been used for low speed, high resolution applications such as measurements, sensors, voice and audio systems. Through continued device scaling in CMOS technology and architectural and circuit level design innovations, they have even become popular for wideband, high dynamic range applications such as wired and...
    Resource Type:
    Dissertation
    Full Text:
    Nguyen, Professor Raviv Raich, and Professor William Warnes for their guidance and serving on my

  • Digital implementation of a mismatch-shaping successive-approximation ADC

    Creator:
    Coe, Matthew T.
    Abstract:
    Utilizing a two-capacitor topology, the digital implementation of an audio-band successive-approximation analog-to-digital converter (ADC) is explored in the context of mismatch-shaping where the mismatch estimates are accurate to the first order. A second-order Δ∑ loop was found to be effective in system simulations given a 0.1% capacitor mismatch. Spectral analysis...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF Matthew T. Coe for the degree of

  • Low power high resolution data converter in digital CMOS technology

    Creator:
    Zheng, Zhiliang
    Abstract:
    The advance of digital IC technology has been very fast, as shown by rapid development of DSP, digital communication and digital VLSI. Within electronic signal processing, analog-to-digital conversion is a key function, which converts the analog signal into digital form for further processing. Recently, low-voltage and low-power have become also...
    Resource Type:
    Masters Thesis
    Full Text:
    . I would also like to thank my graduate committee members: Prof. Un-Ku Moon, Prof. John T. Stonick

  • High-accuracy circuits for on-chip capacitor ratio testing and sensor readout

    Creator:
    Wang, Bo, 1970-
    Abstract:
    The precise measurement of a capacitance difference or ratio in a digital form is very important for capacitive sensors, for CMOS process characterization as well as for the realization of precise switched-capacitor data converters, amplifiers and other circuits utilizing ratioed capacitors. This thesis introduces design techniques for on-chip capacitor ratio...
    Resource Type:
    Dissertation
    Full Text:
    nting Electrical & Computer Engineering Chair of Depart t of Electrical & Computer Engineering Dean of

  • Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators

    Creator:
    Yang, Yaohua, 1969-
    Resource Type:
    Masters Thesis
    Full Text:
    input-output relationship of the modulator can be shown as y (nT) = u (nT T) + e (nT) e (nT T) (1.1

  • Design of high-performance pipeline analog-to-digital converters in low-voltage processes

    Creator:
    Myers, Charles Grant
    Abstract:
    Pipeline analog-to-digital converters (ADCs) have long been used in high-speed systems for power-efficient data conversion. Broadband communication and video processing systems are placing high demands on converter accuracy and speed (above 14 bits and in the multiple-MHz range). The increasing converter requirements coupled with lower supply voltages in modern processes...
    Resource Type:
    Masters Thesis
    Full Text:
    is opened at t = t0, the value of the input signal at the switching instant t0 is held on the

  • Error canceling low voltage SAR-ADC

    Creator:
    Wen, Jianping
    Abstract:
    The design of a switched capacitor successive approximation A/D converter is discussed in this thesis. This design adopts a novel capacitance mismatch error cancellation algorithm proposed in references [25, 27]. Detailed charge domain analysis is given in this thesis, which results in an improvement of the proposed algorithm by tracing...
    Resource Type:
    Masters Thesis
    Full Text:
    express my appreciation to Dr. John T. Stonick for many enlightening discussions and comments on my

  • Wideband and high accuracy delta sigma modulation data converter

    Creator:
    Jung, Youngho
    Abstract:
    Nowadays, needs for wideband and high accuracy analog-to-digital converter are increasing rapidly in manifold applications such as wireless communication, digital video and other consumer electronics. Besides, low power consumption is required to have longer battery life in portable systems. CMOS technology scaling and innovative modulator topology make the implementation much...
    Resource Type:
    Dissertation
    Full Text:
    Thinh Nguyen, and Professor Adam Schultz. They offered their valuable time and advice for my Ph.D

  • Design techniques for delta sigma modulators using VCO based ADCs

    Creator:
    Reddy, Karthikeyan
    Abstract:
    VCO-based ADCs have recently emerged as attractive alternative to conventional DeltaSigma (ΔΣ) modulator architectures. Few salient features of a VCObased ADC are: 1) the quantization noise is 1st order noise shaped, 2) it is an open loop architecture, and, 3) its implementation is mostly digital in nature. Hence, they are...
    Resource Type:
    Dissertation
    Full Text:
    adding four 26 DAC F ADCF D E M z -1 D O U T V IN P DAC M D V P D F D V N R F R F R