Search Constraints

Start Over
Filtering by: Subject Telephone lines -- Design and construction Remove constraint Subject: Telephone lines -- Design and construction Non-Academic Affiliation Oregon State University. Graduate School Remove constraint Non-Academic Affiliation: Oregon State University. Graduate School

Search Results

  • Development and study of a four wire echo suppressor, using a double anode gas filled tube

    Creator:
    Jones, Herbert L.
    Resource Type:
    Masters Thesis
    Full Text:
    . Vol. XLII, Page 3. "Echo Suppressors for Long Telephone Circuits" by a. B. Clark and R. C. Mathes

  • Characterization of coupled microstrip structure using FDTD

    Creator:
    Kim, Yoonsuk
    Abstract:
    A new CAD-oriented methodology for the full-wave broadband characterization of coupled microstrip structures for RF/microwave and high-speed digital circuits is presented. The characterization methodology is based on the finite difference time domain (FDTD) technique combined with a systematic extraction procedure using the normal mode approach and multiport network concepts. The...
    Resource Type:
    Dissertation
    Full Text:
    distributed inductance and capacitance matrices. To illus- trate the technique, several typical coupled line

  • Integrated methodology for board assignment and component allocation in printed circuit board assembly

    Creator:
    Neammanee, Patcharaporn
    Abstract:
    The purpose of this research is to develop an approach to minimize makespan for assigning boards to production lines. Because of sequence-dependent setup issue, board assignment and component allocation have to be performed concurrently. An integrated methodology is proposed to obtain a solution of the two problems. The methodology consists...
    Resource Type:
    Dissertation
    Full Text:
    products, the design and manufacturing of PCBs has become more complex. The number of components per

  • A low ground bounce CMOS off-chip driver design

    Creator:
    Zheng, Jieyin
    Abstract:
    With the advancement of technology, submicron CMOSonly process is available now for Application Specific Integrated Circuits (ASICs). The high integration leads to the need for high pin counts. However voltage supply and ground bounce due to many output drivers switching at the same time is becoming a major problem. In...
    Resource Type:
    Masters Thesis
    Full Text:
    2.3 Prolong the Rise and Fall Time 7 Chapter 3. Proposed Circuit Design 10 3.1 Introduction 10 3.2

  • Analysis of planar multi-conductor multilayered structures by network analog method

    Creator:
    McVeety, Joseph J.
    Abstract:
    In this thesis the network analog method is used to analyze various planar multi-conductor structures in multilayered, lossy dielectric media. The method is based on an efficient impedance network representation of the finite difference approximation of Laplace's equation for the electric potential. Using the network analog method, the transmission line...
    Resource Type:
    Masters Thesis
    Full Text:
    understanding of their performance characteristics is essential to their successful design and