Search Constraints

Start Over
Filtering by: Alternative title ssim 4-H Club Series K-16 Remove constraint Alternative title ssim: 4-H Club Series K-16 Resource Type Masters Thesis Remove constraint Resource Type: Masters Thesis Subject Metal oxide semiconductors, Complementary Remove constraint Subject: Metal oxide semiconductors, Complementary

Search Results

  • Design of complex digital blocks using folded source-coupled logic for mixed-mode applications

    Creator:
    Maskai, Sailesh R.
    Abstract:
    A series of complex digital blocks have been designed and fabricated using the newly developed current-mode differential CMOS logic family viz. the Folded Source-Coupled Logic ( FSCL ). The main feature of this logic family is the low current spikes generated during the switching transitions ( at least 2 orders...
    Resource Type:
    Masters Thesis
    Full Text:
    SERIES-GATING TECHNIQUE. 4 2.2 MINIMIZATION PROCEDURE. 6 2.2.1 COMPLEMENTARY PAIR ELIMINATION ( CPE

  • High-Resolution mm-wave Digitally Controlled Oscillator in CMOS

    Creator:
    Wang, Yunqi
    Abstract:
    All-digital PLLs promise flexible and precise frequency modulation continous-wave(FMCW) radar signal signal for 77GHz radar applications. Such PLLs require digitally-controlled oscillators(DCO) with wide frequency tuning range and high resolution to address a range of applications and low phase noise requirements. In this thesis, novel resonator structures with ne capacitance/inductance switching...
    Resource Type:
    Masters Thesis
    Full Text:
    series parasitic resistance of resonator. In this equation, gm is 4 times larger compared to (2.6

  • Fully-differential current-mode CMOS circuits and applications

    Creator:
    Zele, Rajesh H.
    Abstract:
    With increasing interest in current-mode analogue processing due to its high performance properties such as speed, bandwidth and accuracy compared to voltage-mode processing, new current-mode alternatives to various conventional circuit designs are appearing. In this report, a novel circuit design to construct a fully-differential current-mode operational amplifier ( OP-AMP )...
    Resource Type:
    Masters Thesis
    Full Text:
    . Rajesh H. Zele TABLE OF CONTENTS 1. INTRODUCTION 1 2. CURRENT AMPLIFIER THEORY 4 2.1 THE CURRENT

  • Design of low power 2.4GHz CMOS LC balanced oscillators with low phase noise and large tuning range

    Creator:
    Seshan, Nilakantan
    Abstract:
    The design of two 2.4GHz CMOS LC balanced oscillators in the 0.25μm National BiCMOS process for Bluetooth specifications is presented. These oscillators achieve low phase noise with low power consumption. At a frequency offset of 500KHz from the 2.11GHz carrier, the measured phase noise is -101.9dBc/Hz for the NMOS oscillator...
    Resource Type:
    Masters Thesis
    Full Text:
    carrier and a power disipation of 6.25mW from a 2.5V power supply. A wide tuning range of 16% is

  • MOSFET-only predictive track and hold circuit

    Creator:
    Qiu, Xiangping
    Abstract:
    High-accuracy and high-speed CMOS track-and-hold (T/H) or sample-and-hold (S/H) circuits are an important part of the analog-to-digital interface. The switched-capacitor (SC) circuits usually contain one or more op-amps whose dc offset, finite gain, finite bandwidth have a big impact on the accuracy of the track-and-hold circuit. Basic correlated double sampling...
    Resource Type:
    Masters Thesis
    Full Text:
    : Intrinsic capacitances of the MOSPE1 when VdS=O 4 3.1: Resetting compensation T/H circuit 8 3.2: Non

  • Design of 28 GHz Low-Power Phased-Array Receiver Frontend in CMOS

    Creator:
    Garg, Robin
    Abstract:
    This work presents the design and implementation of a low power phased-array receiver frontend at 28 GHz in 65 nm CMOS. The frontend incorporates a low- power low-noise amplifier(LNA) and a passive reflection-type phase shifter (RTPS) capable of providing 360° phase shift with 5-bit phase resolution and low loss variation....
    Resource Type:
    Masters Thesis
    Full Text:
    (◦) Max Loss (dB) Loss Var. (dB) Area (mm2) Series RTPS [16] 180 nm CMOS 24 0.8 360◦ NA Cont. 12.5

  • Application and analysis of CMOS FSCL for mixed-mode analog/digital ICs

    Creator:
    Chow, Andrew Siv-Anne
    Abstract:
    The new CMOS folded source-coupled logic (FSCL) technique intended for mixed-mode integrated circuits has been designed. It has advantages over conventional CMOS circuit in terms of reduced current spike, circuit delay, logic flexibility, and layout density. A simple CPU implemented in 2 μm CMOS technology with a 5.0 volt supply...
    Resource Type:
    Masters Thesis
    Full Text:
    ) ((KVid2)/4)]1/2 Solving the quadratic equation- Idl = (Iee/2) (Iee/2 )[[(KVid2 )/Iee] - k[(KVid2 ) /lee

  • Design and computer aided optimization of a fully integrated CMOS RF distributed amplifier

    Creator:
    Ballweber, Brian M.
    Abstract:
    Advancements in the sophistication and complexity of modern electronic systems are creating a need for highly integrated systems with ever higher operational frequencies. The economical demands of these systems dictate that they be implemented using low cost fabrication technologies, such as digital CMOS. One of the major challenges facing circuit...
    Resource Type:
    Masters Thesis
    Full Text:
    Terminations 16 1.2.5 Gate Series Capacitor 19 1.2.6 Increased Sections 20 1.2.7 Additional Techniques 21

  • Suppression of substrate noise in a mixed-signal CMOS integrated circuit

    Creator:
    Lim, Wei Tjan (Richard)
    Abstract:
    Substrate switching noise is becoming a concern as integrated circuits get larger and speeds get faster. Mixed-mode integrated circuits are especially affected as the substrate noise interferes with sensitive analog circuits resulting in limited signal to noise ratios. This thesis serves to study the cause of the noise at the...
    Resource Type:
    Masters Thesis
    Full Text:
    3.2 The 'Q' Factor 16 4. SIMULATIONS 21 4.1 Dedicated Substrate Lead Bond with shared Power

  • A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4 GHz LNA's

    Creator:
    Hazenboom, Duncan S.
    Abstract:
    Three types of low noise amplifiers operating at 2.4GHz were designed. They are the commonly used single-ended and differential amplifiers as well as a new quasi-differential amplifier. The substrate noise injected into these amplifiers is examined for both heavily and lightly doped CMOS substrates. For the single-ended amplifier the noise...
    Resource Type:
    Masters Thesis
    Full Text:
    ............................................................ 16 4 Modeling