Search Constraints

Start Over
Filtering by: Subject Integrated circuits -- Very large scale integration -- Design and construction -- Mathematical models Remove constraint Subject: Integrated circuits -- Very large scale integration -- Design and construction -- Mathematical models Subject Decoders (Electronics) -- Design and construction -- Mathematical models Remove constraint Subject: Decoders (Electronics) -- Design and construction -- Mathematical models

Search Results

  • Low-complexity high-speed VLSI design of low-density parity-check decoders

    Creator:
    Cui, Zhiqiang
    Abstract:
    Low-Density Parity-check (LDPC) codes have attracted considerable attention due to their capacity approaching performance over AWGN channel and highly parallelizable decoding schemes. They have been considered in a variety of industry standards for the next generation communication systems. In general, LDPC codes achieve outstanding performance with large codeword lengths (e.g.,...
    Resource Type:
    Dissertation
    Full Text:
    considers various VLSI design issues of LDPC decoder and develops efficient approaches for reducing memory