Search Constraints

Start Over
Filtering by: Subject Microprocessors -- Design and construction Remove constraint Subject: Microprocessors -- Design and construction

Search Results

  • Interlaced instruction window

    Creator:
    Ong, Wee-Shong
    Abstract:
    A relatively recent development in the late 1980s in processors has been the superscalar processor. Superscalar processors use multiple pipelines in an attempt to achieve higher performance than previous generations of processors. Having multiple pipelines makes it possible to execute more than one instruction per cycle. However, since instructions are...
    Resource Type:
    Masters Thesis

  • CounterDataFlow architecture : design and performance

    Creator:
    Miller, Michael F., (Michael Frederic)
    Abstract:
    The counterflow pipeline concept was originated by Sproull and Sutherland to demonstrate the concept of asynchronous circuits. This architecture relies on distributed decision making and localized clocking and data movement. We have taken these ideas and reformulated them into a substantially faster more scalable architecture that has the same distributed...
    Resource Type:
    Masters Thesis

  • Power estimation of superscalar microprocessor using VHDL model

    Creator:
    Zhang, Wanpeng
    Abstract:
    Power optimization becomes more and more important due to the design cost and reliability. Sometimes high power consumption means expensive package cost and low reliability. The first step in optimizing power consumption is determining where power is consumed within a processor. While system-level code tracing and bit transition calculation are...
    Resource Type:
    Masters Thesis

  • The dynamic simultaneous multithreaded processor

    Creator:
    Ortiz-Arroyo, Daniel
    Abstract:
    This dissertation investigates diverse techniques to support multithreading in modern high performance processors. The mechanisms studied expand the architecture of a high performance superscalar processor to control efficiently the interaction between software-controlled and hardware-controlled multithreading. Additionally, dynamic speculative mechanisms are proposed to exploit thread-level-parallelism (TLP) and instruction-level-parallelism (ILP) on a...
    Resource Type:
    Dissertation