Search Constraints

Start Over
Filtering by: Creator Jameson, A. D. Remove constraint Creator: Jameson, A. D. Academic Affiliation Electrical Engineering and Computer Science Remove constraint Academic Affiliation: Electrical Engineering and Computer Science Non-Academic Affiliation Oregon State University. Graduate School Remove constraint Non-Academic Affiliation: Oregon State University. Graduate School

Search Results

  • A 10 bit algorithmic A/D converter for a biosensor

    Creator:
    Rengachari, Thirumalai
    Abstract:
    This thesis presents a novel algorithmic A/D converter to be used in a biosensor. The converter is capable of a conversion rate of 1.5 bits/phase and hence the required conversion time is reduced. The proposed architecture is analyzed for non-ideal effects and compared with existing algorithmic A/D architectures. The converter...
    Resource Type:
    Masters Thesis
    Full Text:
    . Title: A 10 Bit Algorithmic A/D Converter for a Bio-sensor Abstract approved: Gabor C. Temes and Un-Ku

  • Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth

    Creator:
    Li, Zhimin
    Abstract:
    In recent years, there has been growing interest in both industry and academia to use continuous-time (CT) Δ-Σ A/D converters for wideband wireless and wireline communication applications. So far no reported CT Δ-Σ A/D modulator achieves 14-bit or higher dynamic range (DR) with more than 2MHz signal bandwidth (equivalently 4MS/s)....
    Resource Type:
    Dissertation
    Full Text:
    Delta-Sigma A/D Modulator with 2.5MHz Signal Bandwidth Abstract approved

  • Accurate and efficient simulation of synchronous digital switching noise in system on a chip

    Creator:
    Habal, Husni
    Abstract:
    A new method is presented to compress switching information in large digital circuits. This is combined with an efficient approach of generating the noise signatures of cells in a digital library that results in an accurate and efficient approach for estimating the noise generated in digital circuits. This method provides...
    Resource Type:
    Masters Thesis
    Full Text:
    clock frequency, f,k It follows that the value of D will usually be small for a well designed digital

  • Substrate noise coupling analysis in 0.18um silicon germanium (SiGe) and silicon on insulator (SOI) processes

    Creator:
    Pham, Hui En
    Abstract:
    Analysis of substrate noise coupling has been performed for a 0.18¹m lightly doped silicon germanium BiCMOS process. Techniques to minimize noise coupling in the chip and board design are presented, as well as methods for accurate modeling for substrate noise coupling simulations. Measurements from a test chip were taken to...
    Resource Type:
    Masters Thesis
    Full Text:
    test board is shown in APPENDIX D. The stepped buffer was powered with a 1.5V supply. The sense

  • Energy efficient communication across on-chip wires in digital CMOS

    Creator:
    Postman, Jacob
    Abstract:
    For the past half century, CMOS process scaling has followed Moore's law, approximately doubling transistor density every 18 months. While locally routed wires have generally scaled with transistor size, longer wires have scaled at a slower rate and in some cases have grown larger as chip size and complexity have...
    Resource Type:
    Dissertation
    Full Text:
    PipelineTFC Traversal (d) Figure 2.2: SWIFT NoC Architecture: (a) Routing using tokens (b) To- ken

  • The Architecture of a Reusable Built-In Self-Test for Link Training, IO and Memory Defect Detection and Auto Repair on 14nm Intel SOC

    Creator:
    Querbach, Bruce
    Abstract:
    The complexity of designing and testing today's system on chip (SOC) is increasing due to greater integrated circuit (IC) density and higher IO and memory frequencies. SOCs for the mobile phone and tablet market have the unique challenge of short product development windows, at times less than six months, and...
    Resource Type:
    Dissertation
    Full Text:
    certain address accesses multiple cells simultaneously c. No address can access a certain cell d

  • Power efficient H.264 video decoding in embedded multiprocessor

    Creator:
    Kim, Jihong
    Abstract:
    This thesis presents a novel methodology that enables power efficient video decoding in an embedded system based on MPSoC (Multiprocessor System on Chip). This methodology is a physical combination of parallel processing which reduces power consumption of processors by exploiting thread-level parallelism and Dynamic Voltage Frequency Scaling (DVFS) that allows...
    Resource Type:
    Masters Thesis
    Full Text:
    availability of left samples (I, J, K, L), upper samples (A, B, C, D) and upper-right samples (E, F, G, H) as

  • Enhanced inverse synthetic aperture radar imagery using 2-D spectral estimation

    Creator:
    Ohm, David R.
    Abstract:
    This research focused on the use of classical and modern two-dimensional spectral estimation techniques for enhancing inverse synthetic aperture radar (ISAR) imagery. 2-D Classical spectral estimation methods and 2-D modern parametric and non-parametric spectral estimation methods are applied to simulated and real data sets in order to achieve both range...
    Resource Type:
    Masters Thesis
    Full Text:
    imagery is developed from a 2-D matched filter method into 2-D Fourier based methods. The concepts of

  • Methods for short-term prediction of wind speeds in the Pacific Northwest Columbia Gorge wind farm region

    Creator:
    Davidson, James D.
    Abstract:
    Variable electrical generation (VG) sources such as wind farms are an increasing percentage of total electrical generation in the Bonneville Power Administration (BPA) balancing area and are starting to impact the ability of the regional balancing authority to control the electric grid. Wind farms are not dispatchable and challenge historical...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF James D. Davidson for the degree of Master of Science in Electrical

  • Atomic solid state energy scale applied to novel thin-film solar absorbers

    Creator:
    Pelatt, Brian D.
    Abstract:
    The atomic solid state energy (SSE) scale is introduced as a tool for inorganic materials design. The SSE scale is obtained by assessing an average electron affinity (EA) (for a cation) or an average ionization potential (IP) (for an anion) for each atom using data from compounds having that specific...
    Resource Type:
    Dissertation
    Full Text:
    Solar Absorbers by Brian D. Pelatt A DISSERTATION submitted to Oregon State University in partial