Search Constraints

Start Over
Filtering by: Creator Barry%2C Zachary T. Remove constraint Creator: Barry%2C Zachary T. Advisor Temes, Gabor C. Remove constraint Advisor: Temes, Gabor C.

Search Results

  • High-accuracy circuits for on-chip capacitor ratio testing and sensor readout

    Creator:
    Wang, Bo, 1970-
    Abstract:
    The precise measurement of a capacitance difference or ratio in a digital form is very important for capacitive sensors, for CMOS process characterization as well as for the realization of precise switched-capacitor data converters, amplifiers and other circuits utilizing ratioed capacitors. This thesis introduces design techniques for on-chip capacitor ratio...
    Resource Type:
    Dissertation
    Full Text:
    nting Electrical & Computer Engineering Chair of Depart t of Electrical & Computer Engineering Dean of

  • MOSFET-only predictive track and hold circuit

    Creator:
    Qiu, Xiangping
    Abstract:
    High-accuracy and high-speed CMOS track-and-hold (T/H) or sample-and-hold (S/H) circuits are an important part of the analog-to-digital interface. The switched-capacitor (SC) circuits usually contain one or more op-amps whose dc offset, finite gain, finite bandwidth have a big impact on the accuracy of the track-and-hold circuit. Basic correlated double sampling...
    Resource Type:
    Masters Thesis
    Full Text:
    approval: Gabor C. Temes High-accuracy and high-speed CMOS track-and-hold (T/H) or sample-and-hold (S

  • Design techniques for low power high speed successive approximation analog-to-digital converters

    Creator:
    Lin, Jiaming
    Abstract:
    This dissertation presents two high-speed pipeline successive approximation analog-to-digital converters (SAR ADCs). Capacitive DACs and resistive DACs are utilized in these two pipeline SAR ADCs, respectively. The pipeline SAR ADC with capacitive DACs can save 50% switching power compared with other time-interleaved SAR ADCs since the total capacitance of the...
    Resource Type:
    Dissertation
    Full Text:
    Synchronous and Asynchronous Clocking .................................................. 6 1.4.2 C-2C

  • Design techniques for low power ADCs

    Creator:
    Yu, Wenhuan
    Abstract:
    This dissertation presents an incremental analog-to-digital converter (ADC) with digital digital-to-analog converter (DAC) mismatch correction. A theoretical time-domain analysis technique was developed to predict the noise performance of the incremental ADC, and a new optimization technique was proposed to minimize the output noise. In the calibration mode, the incremental ADC...
    Resource Type:
    Dissertation
    Full Text:
    incremental ADC can be modeled as shown in Fig. 2-4, where u(k) is the input signal, t(k) is the input

  • Low-voltage data converters

    Creator:
    Meng, Qingdong
    Abstract:
    With the growing demand for portable/consumer electronics, such as digital audio/video (AV), the downscaling of device dimensions, which enables the integration of an increasing number of transistors in a single chip, is mandatory. This trend also continuously pushes the power supply voltage down to reduce the power consumption and improve...
    Resource Type:
    Dissertation
    Full Text:
    input signal x(t) at the end of phase 1φ , storing it in 1c . As 2φ goes high, 2c is switched

  • Low-voltage pipeline A/D converter

    Creator:
    Wu, Lei
    Abstract:
    Continuous process scale-down and emerging markets for low-power/low-voltage mobile systems call for low-voltage analog integrated circuits. Switched-capacitor (SC) circuits are the building blocks for analog signal processing and will encounter severe overdrive problems when operating at low voltage conditions. There exist three techniques to solve the problem, but with their...
    Resource Type:
    Masters Thesis
    Full Text:
    reliability issues which we will discuss later. VIN Ml VOUT t 1 EDI VG \ 01 \ ED2 \ 01 VIN ,z

  • Design techniques of high-performance switched capacitor circuits in the presence of component imperfections

    Creator:
    Huang, Yunteng
    Abstract:
    This thesis describes design techniques for high-performance switched-capacitor (SC) circuits, primarily for high-linearity low-noise SC circuits in the presence of component imperfections, such as nonlinear op-amp voltage transfer characteristics, capacitor nonlinearities as well as the finite op-amp dc gain and op-amp offset and noise. Various correlated-double-sampling (CDS) schemes are discussed,...
    Resource Type:
    Dissertation
    Full Text:
    waveforms. (Co / C = 4) 21 3.2: Predictive gain- and offset-compensated T/H. a: the circuit

  • Linearity enhancement techniques for data converters

    Creator:
    Cao, Jinzhou
    Abstract:
    Data converters are essential interface circuits between the analog world that people live in and the digital processors that people live with. Linearity, which often is a tradeoff against other performance criteria, is one of the major performance demands from applications for both analog-to-digital converts (ADC) and digital-to-analog converters (DAC)....
    Resource Type:
    Dissertation
    Full Text:
    holding. For this reason, this design implements a simple track and hold (T/H) circuit, comprising a

  • High-linearity switched-capacitor circuits in digital CMOS technologies

    Creator:
    Yoshizawa, Hirokazu
    Abstract:
    In this thesis, novel design techniques have been proposed for implementing high-linearity SC circuits in a standard digital CMOS process. They use nonlinear MOSFET capacitors instead of linear double-poly capacitors. To reduce their nonlinearities, a bias voltage is applied to keep MOSFET capacitors in their accumulation regions. For further reduction...
    Resource Type:
    Dissertation
    Full Text:
    total small-signal gate capacitance is given by -1 = cox-, + Cs-, (2-2) 24)t Cgg COX [1 I ivGs

  • Compensation techniques for cascaded delta-sigma A/D converters and high-performance switched-capacitor circuits

    Creator:
    Sun, Tao
    Abstract:
    This thesis describes compensation techniques for cascaded delta-sigma A/D converters (ADCs) and high-performance switched-capacitor (SC) circuits. Various correlated-double-sampling (CDS) techniques are presented to reduce the effects of the nonidealities, such as clock feedthrough, charge injection, opamp input-referred noise and offset, and finite opamp gain, in SC circuits. A CDS technique...
    Resource Type:
    Dissertation
    Full Text:
    with offset compensation vout vos _FL t (b) Output waveform for the SC amplifier Figure 2.3: A SC