Search Constraints

Start Over
Filtering by: Creator Kilcher%2C L. K. Remove constraint Creator: Kilcher%2C L. K. Committee Member Bose, Bella Remove constraint Committee Member: Bose, Bella

Search Results

  • Learning hierarchical decomposition rules for planning : an inductive logic programming approach

    Creator:
    Reddy, Chandrasekhara K.
    Abstract:
    Artificial Intelligence (AI) planning techniques have been central to automating a gamut of tasks from the mundane route planning and beer production to the ethereal image processing of space-ship images. Of all the planning techniques, hierarchical- decomposition planning has been the technique most employed in industrial-strength planners. Hierarchical-decomposition planning is...
    Resource Type:
    Dissertation
    Full Text:
    doc.dvi AN ABSTRACT OF THE THESIS OF Chandrasekhara K. Reddy for the

  • Design and implementation of Surface Irrigation Soil Loss (SISL) and Soil Condition Index (SCI), (SISL-SCI) database

    Creator:
    Nkansah, Alexander K.
    Abstract:
    The Soil Conditioning Index (SCI) aids the conservationist in designing crop rotations and residue management practices when low organic matter, poor soil tilt, and crusting problems are identified. The Natural Resources and Conservation Services (NRCS) field staff and others use the SCI as a qualitative tool during conservation planning. In...
    Resource Type:
    Capstone Project
    Full Text:
    (C1) Erosion (ER) R = 150 K = 0.27 Adjusted LS= 1.05 C= 0.076 P = l .O (straight row

  • Scheduling system of affine recurrence equations by means of piecewise affine timing functions

    Creator:
    Mui, Lap K.
    Abstract:
    Many systematic methods exist for mapping algorithms to processor arrays. The algorithm is usually specified as a set of recurrence equations, and the processor arrays are synthesized by finding timing and allocation functions which transform index points in the recurrences into points in a space-time domain. The problem of scheduling...
    Resource Type:
    Masters Thesis
    Full Text:
    of piecewise affine timing functions AN ABSTRACT OF THE THESIS OF Lap K. Mui for the degree of

  • Offloading of I/O transactions in current CPU architectures

    Creator:
    Larsen, Steen K.
    Abstract:
    IO transactions within a computer system have evolved along with other system components (i.e., CPU, memory, video) from programmed IO (PIO). In current mainstream systems (spanning from HPC to mobile) the IO transactions are CPU-centric descriptor-based DMA transactions. The key benefit is that slower IO devices can DMA write system...
    Resource Type:
    Dissertation
    Full Text:
    DISSERTATION OF Steen K Larsen for the degree of Doctor of Philosophy in Electrical and Computer Engineering

  • LacEDAemon : a programming environment for the multiparadigm language leda

    Creator:
    Pandey, Rajeev K.
    Abstract:
    Multiparadigm programming languages are a recent development in the realm of programming languages. A multiparadigm programming language allows the use of multiple, differing programming paradigms without departing from a single, unified linguistic framework. Multiparadigm programming languages are claimed to have benefits to both pedagogy and complex application creation. The beneficial...
    Resource Type:
    Dissertation
    Full Text:
    root.dvi AN ABSTRACT OF THE THESIS OF Rajeev K. Pandey for the degree of

  • Low-power dynamic CMOS circuits in high-performance memory arrays

    Creator:
    Patwary, Md. Ataur R.
    Abstract:
    Dynamic CMOS circuits are commonly used in high-performance memory arrays to implement wide-NOR logic functions for their read and search operations. This is because dynamic circuits have significantly higher speed and lower area compared to static circuits for performing similar operations. Register File (RF) arrays are located at the top...
    Resource Type:
    Dissertation
    Full Text:
    : ______________________________________________________ Shih-Lien L. Lu Dynamic CMOS circuits are commonly used in high-performance memory

  • A pipelined baseband digital predistortion architecture for RF amplifier linearization

    Creator:
    Xu, Xiangqing
    Abstract:
    This thesis describes the design of a baseband digital predistortion architecture for radio frequency (RF) amplifier linearization. Existing amplifier linearization techniques are first examined. The nonlinearity of an amplifier can be characterized as amplitude-to-amplitude distortion and amplitude-to-phase distortion. The distortion can be corrected by providing a predistorted driver signal (both...
    Resource Type:
    Masters Thesis
    Full Text:
    nonlinear. Y(t) I y(t)=K x(t) Figure 1.1 Transfer characteristic of a linear amplifier (amplitude

  • Dynamic and Dual Streaming Methods for H.264 Video and Parallel Performance Modeling

    Creator:
    Johnson, Taylor N.
    Abstract:
    Traditional approaches to streaming H.264 video over a network typically rely on a single method of transport (i.e., reliable or unreliable) and/or use static values for parameters that can have a significant negative impact on the perceptual quality of the received video. This dissertation presents a dynamic method for wireless...
    Resource Type:
    Dissertation
    Full Text:
    10 0 5 10 15 20 25 30 35 40 45 50 Time (s) Pa ck et L os s R at io (% ) L2L

  • The dynamic speculation and performance prediction of parallel loops

    Creator:
    Zier, David A.
    Abstract:
    General purpose computer systems have seen increased performance potential through the parallel processing capabilities of multicore processors. Yet this potential performance can only be attained through parallel applications, thus forcing software developers to rethink how everyday applications are designed. The most readily form of Thread Level Parallelism (TLP) within any...
    Resource Type:
    Dissertation
    Full Text:
    . . . . . . . . . . . . . . . . . . . . . . . . . . . 129 For my Mother Sandra K. Markham Chapter 1 – Introduction Long gone are the days when chip

  • 802.11 Channel Switching for High-Definition Video Streaming

    Creator:
    Sullivan, Erin
    Abstract:
    As screen resolution and video decoding capability have increased, high-definition (HD) video in resolutions as high as 1920 x 1080 is rapidly becoming the standard. Ad-hoc streaming of HD video over 802.11 wireless networks, e.g., streaming from a mobile device to a television, is convenient for users, but is hampered...
    Resource Type:
    Masters Thesis