Search Constraints

Start Over
Filtering by: Alternative title ssim Circular no. 43 Remove constraint Alternative title ssim: Circular no. 43 Committee Member Liu, Huaping Remove constraint Committee Member: Liu, Huaping Non-Academic Affiliation Oregon State University. Graduate School Remove constraint Non-Academic Affiliation: Oregon State University. Graduate School

Search Results

  • Fast queuing policies via convex relaxation

    Creator:
    Nguyen-Huu, Duong
    Abstract:
    Traditionally, networking protocol designs have placed much emphasis on point-to-point reliability and efficiency. With the recent rise of mobile and multimedia applications, other considerations such as power consumption and/or Quality of Service (QoS) are becoming increasingly important factors in designing network protocols. As such, we present a new flexible framework...
    Resource Type:
    Masters Thesis
    Full Text:
    Theorems . . . . . . . . . . . . . . . . . . . 43 A.1 Proof of Proposition 1

  • An ultra low voltage micropower GPS receiver RF front-end for wildlife tracking

    Creator:
    Heiberg, Adam C.
    Abstract:
    A fully integrated CMOS GPS receiver RF front end optimized for low power operation is presented. The system operates with a supply voltage down to 250 mV. A prototype has been fabricated in a 0.13μm CMOS process and includes a low voltage LNA, quadrature oscillators, and quadrature mixers. It exhibits...
    Resource Type:
    Masters Thesis
    Full Text:
    noise of -113.8 dBc/Hz at a 1 MHz offset while consuming a maximum of 580 µW of power and requiring no

  • Dual referencing guidelines to minimize power delivery noise coupling

    Creator:
    Mark, Shannon
    Abstract:
    Dual referencing has been garnering a lot of attention in the power integrity community, specifically in the voltage mode driver application because it shows a lower overall power delivery noise (PDN) compared to other signal referencing types. Additionally, the increasing push to drive down package and board manufacturing costs is...
    Resource Type:
    Masters Thesis
    Full Text:
    rails can no longer be neglected. This work provides a comprehensive study of PDN coupling onto

  • A multi-bit hybrid DSM over full-scale range without feedback DEM

    Creator:
    Kwon, Sunwoo, 1974-
    Abstract:
    Evolution of the mobile communication standards and proliferation of hand-held devices mandate stringent Analog-to-Digital Converter (ADC) specifications. Among various ADCs, a ∆Σ ADC is best known as a power-efficient ADC when more than 12b is required. However, a conventional discrete-time (DT) ∆Σ Modulator (∆ΣM) is inadequate for low-power wideband applications...
    Resource Type:
    Dissertation
    Full Text:
    modulator unstable. In this thesis, a multi-bit 3rd-order hybrid ∆ΣM with over full-scale range and no DEM

  • Linearity enhancement techniques for data converters

    Creator:
    Cao, Jinzhou
    Abstract:
    Data converters are essential interface circuits between the analog world that people live in and the digital processors that people live with. Linearity, which often is a tradeoff against other performance criteria, is one of the major performance demands from applications for both analog-to-digital converts (ADC) and digital-to-analog converters (DAC)....
    Resource Type:
    Dissertation
    Full Text:
    requires no precision external components and inserts only a small digital block at the modulator

  • Single-level dynamic register caching architecture for high-performance superscalar processors

    Creator:
    Liebert, John A.
    Abstract:
    The amount of instruction level parallelism (ILP) that can be exploited depends greatly on the size of the instruction window and the number of in-flight instructions the processor can support. However, this requires a register file with a large set of physical registers for renaming and multiple ports to provide...
    Resource Type:
    Masters Thesis
    Full Text:
    technique of dynamically steering instructions requires slightly more logic to implement, but incurs no

  • Design of a low jitter digital PLL with low input frequency

    Creator:
    Jung, Seokmin
    Abstract:
    Complex digital circuits such as microprocessors typically require support circuitry that has traditionally been realized using analog or mixed-signal macros. PLL circuits are used in many integrated applications such as frequency synthesizers and inter-chip communication interfaces. As process technologies advance and grow in complexity, the challenge of maintaining required analog...
    Resource Type:
    Masters Thesis
    Full Text:
    ......................................................................................... 29 3.6 Circular shift register

  • A dual-path 2-0 MASH ADC with dual digital error correction

    Creator:
    Zhang, Zhenyong
    Abstract:
    This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise -SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the...
    Resource Type:
    Dissertation
    Full Text:
    provides mismatch error shaping. In the simulated Power Spectra Density (PSD), no in-band pattern tones

  • Prototyping a triple-layer phoswich detection system

    Creator:
    Duncan, Christopher L.
    Abstract:
    Multi-layer optically coupled scintillation based radiation detectors, known as phoswich detectors, have rapidly evolved in recent years. During the same time, digital signal processing has improved radiation discrimination accuracy and enhanced reliability, while reducing complexity and size of traditional analog signal processing methods. A new generation of high-speed radiation detectors...
    Resource Type:
    Masters Thesis
    Full Text:
    ............................................................................................ 43 3.3.4 Fast Component Ratio and Slow Component Ratio Regions ................................. 45

  • Resource allocation methods for quality-of-service provisioning in heterogeneous wireless networks

    Creator:
    Chakchouk, Nessrine
    Abstract:
    The increased use of mobile wireless devices that we have recently been witnessing, such as smartphones, tablets, e-readers, and WiFi enabled devices in general, is driving an unprecedented increase in the amount of data traffic. This fast market adoption of the wireless technology along with the tremendous success of multimedia...
    Resource Type:
    Dissertation
    Full Text:
    capacity, connectivity, and Quality of Service (QoS) requirements that can no longer be met with