Search Constraints

Start Over
Filtering by: Creator Svendsen, Ib A. Remove constraint Creator: Svendsen, Ib A. Committee Member Moon, Un-Ku Remove constraint Committee Member: Moon, Un-Ku Subject Phase-locked loops Remove constraint Subject: Phase-locked loops

Search Results

  • Design techniques for high-performance digital PLLs and CDRs

    Creator:
    Yin, Wenjing
    Abstract:
    Phase-Locked Loops (PLLs) are essential building blocks in many communication systems. Designing high performance analog PLLs in the presence of technology imposed constraints such as leakage, poor analog transistor behavior, process variability, and low supply voltage is a challenging task. To overcome these drawbacks, digital PLLs (DPLLs) have recently emerged...
    Resource Type:
    Dissertation
    Full Text:
    transistor behavior, process variability, and low supply voltage is a challenging task. To overcome these

  • Performance enhancement techniques for low power digital phase locked loops

    Creator:
    Elshazly, Amr
    Abstract:
    Desire for low-power, high performance computing has been at core of the symbiotic union between digital circuits and CMOS scaling. While digital circuit performance improves with device scaling, analog circuits have not gained these benefits. As a result, it has become necessary to leverage increased digital circuit performance to mitigate...
    Resource Type:
    Dissertation
    Full Text:
    scaling, analog circuits have not gained these benefits. As a result, it has become necessary to leverage