Search Constraints

Start Over
Filtering by: Creator Celia, M. A. Remove constraint Creator: Celia, M. A. Committee Member Nguyen, Thinh Remove constraint Committee Member: Nguyen, Thinh Degree Field Electrical and Computer Engineering Remove constraint Degree Field: Electrical and Computer Engineering

Search Results

  • Power efficient H.264 video decoding in embedded multiprocessor

    Creator:
    Kim, Jihong
    Abstract:
    This thesis presents a novel methodology that enables power efficient video decoding in an embedded system based on MPSoC (Multiprocessor System on Chip). This methodology is a physical combination of parallel processing which reduces power consumption of processors by exploiting thread-level parallelism and Dynamic Voltage Frequency Scaling (DVFS) that allows...
    Resource Type:
    Masters Thesis
    Full Text:
    shows samples A-M (predictor) used to predict a 4x4 block. The samples have been previously encoded

  • A remotely operated, autonomous wave energy converter system

    Creator:
    Lewis, Timothy M.
    Abstract:
    The potential for electric energy generation from ocean waves is substantial and much research is being conducted on the conversion process as a renewable, grid-connected, power source. Some of the same attributes that make wave energy harvesting attractive as a grid-connected source also make it attractive as a remote, or...
    Resource Type:
    Dissertation
    Full Text:
    . © Copyright by Timothy M. Lewis March 18, 2014 All Rights Reserved A Remotely Operated, Autonomous

  • A high power emulation of a wind farm

    Creator:
    Lalla, Chelsea
    Abstract:
    As more wind farms are connected to the grid, the variable nature of wind energy begins to influence grid stability. Energy storage could help smooth the variable nature of wind energy. Laboratory demonstration and exploration of the interaction between different energy storage devices and wind energy could help improve and...
    Resource Type:
    Masters Thesis
    Full Text:
    rr en t (a m ps ) phase current A phase current B phase current C Figure 3.7: Phase

  • Power reduction of MPEG video decoding for mobile multimedia systems

    Creator:
    Lewis, James M.
    Abstract:
    The purpose of this thesis is to explore methods which can reduce the power dissipation of a mobile system while decoding MPEG video. MPEG decoding is a microprocessor intensive process that makes heavy use of both the L1 and L2 caches as well as main memory. The heavy load placed...
    Resource Type:
    Masters Thesis
    Full Text:
    Multimedia Systems by James M. Lewis A THESIS submitted to Oregon State

  • The dynamic speculation and performance prediction of parallel loops

    Creator:
    Zier, David A.
    Abstract:
    General purpose computer systems have seen increased performance potential through the parallel processing capabilities of multicore processors. Yet this potential performance can only be attained through parallel applications, thus forcing software developers to rethink how everyday applications are designed. The most readily form of Thread Level Parallelism (TLP) within any...
    Resource Type:
    Dissertation
    Full Text:
    18 8.a mm p 18 3.e qu ak e 17 6.g cc 16 4.v pr 18 1.m cf Av era ge % o f U ni qu e

  • Single-level dynamic register caching architecture for high-performance superscalar processors

    Creator:
    Liebert, John A.
    Abstract:
    The amount of instruction level parallelism (ILP) that can be exploited depends greatly on the size of the instruction window and the number of in-flight instructions the processor can support. However, this requires a register file with a large set of physical registers for renaming and multiple ports to provide...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF John A. Liebert for the degree of Master of Science in Electrical

  • Asymmetric clustering using a register cache

    Creator:
    Morrison, Roger Allen
    Abstract:
    Conventional register files spread porting resources uniformly across all registers. This paper proposes a method called Asymmetric Clustering using a Register Cache (ACRC). ACRC utilizes a fast register cache that concentrates valuable register file ports to the most active registers thereby reducing the total register file area and power consumption....
    Resource Type:
    Masters Thesis
    Full Text:
    Computer Engineering presented on March 6, 2006. Title: Asymmetric Clustering Using a Register Cache

  • A channelized digital receiver design for UWB sytems in a multipath indoor environment

    Creator:
    Chang, Yuhao
    Abstract:
    This thesis presents a channelized digital receiver design for UWB sytems in a multipath indoor environment. The UWB technology has been used for commercial and military purposes due to a number of advantages such as low-power consumption, noise-like and carrier free. The energy of UWB signal is spread over a...
    Resource Type:
    Masters Thesis
    Full Text:
    x 10 -10 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 second A m pl itu de Gaussian pulse

  • Dynamic and Dual Streaming Methods for H.264 Video and Parallel Performance Modeling

    Creator:
    Johnson, Taylor N.
    Abstract:
    Traditional approaches to streaming H.264 video over a network typically rely on a single method of transport (i.e., reliable or unreliable) and/or use static values for parameters that can have a significant negative impact on the perceptual quality of the received video. This dissertation presents a dynamic method for wireless...
    Resource Type:
    Dissertation
    Full Text:
    hp ut (M bp s) L2L L2L+iPod L2L+iPod+iPad (a) Throughput for 802.11n. 0 1 2 3 4 5 6 7 8 9

  • Instruction fetching, scheduling, and forwarding in a dynamic multithreaded processor

    Creator:
    Browning, Adam W.
    Abstract:
    Dynamic multithreaded processors attempt to increase the performance of a single sequential program by dynamically extracting threads from sources such as loop iterations. The scheduling of instructions in such a processor plays a vital role in the amount of thread level parallelism that can be extracted and thus the overall...
    Resource Type:
    Masters Thesis
    Full Text:
    Instruction Fetching, Scheduling, and Forwarding in a Dynamic