Search Constraints

Start Over
Filtering by: Creator Johnston%2C Chlo%C3%A9 Z. Remove constraint Creator: Johnston%2C Chlo%C3%A9 Z. Committee Member Nguyen, Thinh Remove constraint Committee Member: Nguyen, Thinh

Search Results

  • Convergence Analysis Framework for Fixed-Point Algorithms in Machine Learning and Signal Processing

    Creator:
    Vu, Trung
    Abstract:
    Iterative algorithms are simple yet efficient in solving large-scale optimization problems in practice. With a surge in the amount of data in past decades, these methods have become increasingly important in many application areas including matrix/tensor recovery, deep learning, data mining, and reinforcement learning. To optimize or improve iterative algorithms,...
    Resource Type:
    Dissertation
    Full Text:
    ratings in question marks. ported in Ω, i.e., [PΩ(Z)]ij =  Zij if (i, j) ∈ Ω, 0 otherwise

  • On edge disjoint Hamiltonian cycles in torus and Gaussian networks

    Creator:
    Alazemi, Fawaz M.
    Abstract:
    Many algorithms in parallel systems can be easily solved if we can generate a Hamiltonian cycle on the underly network. Finding Hamiltonian cycle is a well known NP-complete problem. For specific instances of regular graphs, such as Torus and Gaussian network, one can easily find Hamiltonian cycles. In this thesis,...
    Resource Type:
    Masters Thesis
    Full Text:
    (Y1; Zm1k ), hbi/2c(Y0; Z m2 k )) (3.2) where { y1 = x1 y0 = (x0 − x1) mod km2 if i mod 2 = 0{ y1

  • Power Efficient Architectures for Medium-high Resolution Analog-to-Digital Converters

    Creator:
    Sadollahi, Mahmoud
    Abstract:
    Analog-to-digital converters are essential components to the portable devices that we are using today. Wireless sensors, body implanted devices, communication devices and so forth require low power ADCs. Therefore achieving higher resolution and bandwidth with lower power consumption is targeted in ADCs design. In this work power efficient ADCs for...
    Resource Type:
    Dissertation
    Full Text:
    Matthew Johnston, Professor Thinh Nguyen and Professor Huaping Liu for serving in my committee and

  • Co-channel Blocker and Self-Interferer Tolerant Receiver Architectures for MIMO and Full-Duplex MIMO Receivers

    Creator:
    Jain, Sanket
    Abstract:
    This research focuses on receiver architectures which enable better spectral eciency by handling blockers in the same spectral range as the signal. The presence of such blockers, without the use of blocker cancelling/ ltering techniques leads to gain compression and hence, consequent performance degradation of receivers leading to reduced spectrum...
    Resource Type:
    Dissertation
    Full Text:
    stop being a student. I would like to thank my committee members Prof. Matthew Johnston, Prof. Thinh

  • Compensation method of the excess loop delay in continuous-time delta-sigma ADCs based on model matching approach

    Creator:
    Guo, Jia
    Abstract:
    Continues-Time (CT) Delta-Sigma (ΔΣ) Analog-to-Digital Converters (ADCs) have one important constrain, namely the excess loop delay. Most previous excess lop delay compensation methods need to know the exact value of the excess loop delay in advance. However, the value of the excess loop delay is a uniformly distribution random variable....
    Resource Type:
    Masters Thesis
    Full Text:
      Figure 2.6 Linear z-domain ΔΣ ADC model

  • Deletions and Insertions of the Symbol 0 and Asymmetric/Unidirectional Error Control Codes for the L₁ Metric

    Creator:
    Alqwaifly, Nawaf
    Abstract:
    This work gives some theory and efficient design of binary block codes capable of controlling the deletions of the symbol “0” (referred to as 0-deletions) and/or the insertions of the symbol “0” (referred to as 0-insertions). This problem of controlling 0-deletions and/or 0-insertions (referred to as symmetric 0-errors) is shown...
    Resource Type:
    Dissertation
    Full Text:
    -errors are forbidden in our error model, wH(X) 6= wH(Y ) ⇐⇒ d0-D/I(X ,Y ) = ∞; (2.4) 9 where wH(Z

  • Classifying seven dimensional manifolds of fixed cohomology type

    Creator:
    Montagantirud, Pongdate
    Abstract:
    Finding new examples of compact simply connected spaces admitting a Riemannian metric of positive sectional curvature is a fundamental problem in differential geometry. Likewise, studying topological properties of families of manifolds is very interesting to topologists. The Eschenburg spaces combine both of those interests: they are positively curved Riemannian manifolds...
    Resource Type:
    Dissertation
    Full Text:
    families have the same type of the cohomology ring with integer coefficients: H0 ∼= H2 ∼= H5 ∼= H7 ∼= Z

  • Design techniques for wideband low-power Delta-Sigma analog-to-digital converters

    Creator:
    Wang, Yan
    Abstract:
    Delta-Sigma (ΔΣ) analog-to-digital converters (ADCs) are traditionally used in high quality audio systems, instrumentation and measurement (I&M) and biomedical devices. With the continued downscaling of CMOS technology, they are becoming popular in wideband applications such as wireless and wired communication systems,high-definition television and radar systems. There are two general realizations...
    Resource Type:
    Dissertation
    Full Text:
    6.3 The adder circuit with the z-1 delay cell

  • An inner product on adelic measures

    Creator:
    Oberly, Peter J.
    Abstract:
    We define an inner product on a vector space of adelic measures over a number field $K$. We find that the norm induced by this inner product governs weak convergence at each place of $K$. The canonical adelic measure associated to a rational map is in this vector space, and...
    Resource Type:
    Dissertation
    Full Text:
    ◦ gn for f(z) = z3 + 1 and g(z) = z2 − 1 180 9 Julia sets of (z2 − 1)2n , n = 1, 2, 3, 4. 188 1 An

  • Design techniques for low power high speed successive approximation analog-to-digital converters

    Creator:
    Lin, Jiaming
    Abstract:
    This dissertation presents two high-speed pipeline successive approximation analog-to-digital converters (SAR ADCs). Capacitive DACs and resistive DACs are utilized in these two pipeline SAR ADCs, respectively. The pipeline SAR ADC with capacitive DACs can save 50% switching power compared with other time-interleaved SAR ADCs since the total capacitance of the...
    Resource Type:
    Dissertation
    Full Text:
    Synchronous and Asynchronous Clocking .................................................. 6 1.4.2 C-2C