Search Constraints

Start Over
Filtering by: Creator Osozawa%2C S. Remove constraint Creator: Osozawa%2C S. Committee Member Nguyen, Thinh Remove constraint Committee Member: Nguyen, Thinh

Search Results

  • Low-power successive approximation analog to digital converter with digital calibration

    Creator:
    Li, Wei
    Abstract:
    IC designers are continuously facing the challenges from reduced CMOS feature sizes and supply voltages. ADCs that deliver satisfactory resolutions/speeds while utilizing the state-of-the-art technologies to save power are in high demand. The analog circuits are more and more assisted by various digital calibration techniques to get boosted performances. This...
    Resource Type:
    Dissertation
    Full Text:
    dissertation is focused on a low-power 12-bit 12.5- MS/s successive approximation (SAR) ADC with a couple of

  • On edge disjoint Hamiltonian cycles in torus and Gaussian networks

    Creator:
    Alazemi, Fawaz M.
    Abstract:
    Many algorithms in parallel systems can be easily solved if we can generate a Hamiltonian cycle on the underly network. Finding Hamiltonian cycle is a well known NP-complete problem. For specific instances of regular graphs, such as Torus and Gaussian network, one can easily find Hamiltonian cycles. In this thesis,...
    Resource Type:
    Masters Thesis
    Full Text:
    Gaussian network G bn/2c α , for 1 ≤ 2r ≤ n < 2r+1. c©Copyright by Fawaz M. Alazemi December 4, 2014

  • Design techniques for low power high speed successive approximation analog-to-digital converters

    Creator:
    Lin, Jiaming
    Abstract:
    This dissertation presents two high-speed pipeline successive approximation analog-to-digital converters (SAR ADCs). Capacitive DACs and resistive DACs are utilized in these two pipeline SAR ADCs, respectively. The pipeline SAR ADC with capacitive DACs can save 50% switching power compared with other time-interleaved SAR ADCs since the total capacitance of the...
    Resource Type:
    Dissertation
    Full Text:
    Synchronous and Asynchronous Clocking .................................................. 6 1.4.2 C-2C

  • Compensation method of the excess loop delay in continuous-time delta-sigma ADCs based on model matching approach

    Creator:
    Guo, Jia
    Abstract:
    Continues-Time (CT) Delta-Sigma (ΔΣ) Analog-to-Digital Converters (ADCs) have one important constrain, namely the excess loop delay. Most previous excess lop delay compensation methods need to know the exact value of the excess loop delay in advance. However, the value of the excess loop delay is a uniformly distribution random variable....
    Resource Type:
    Masters Thesis
    Full Text:
      .......................................................... 55  Figure 5.4 CT ΔΣ ADC block diagram with compensators 1C and 2C ......................... 55

  • Deletions and Insertions of the Symbol 0 and Asymmetric/Unidirectional Error Control Codes for the L₁ Metric

    Creator:
    Alqwaifly, Nawaf
    Abstract:
    This work gives some theory and efficient design of binary block codes capable of controlling the deletions of the symbol “0” (referred to as 0-deletions) and/or the insertions of the symbol “0” (referred to as 0-insertions). This problem of controlling 0-deletions and/or 0-insertions (referred to as symmetric 0-errors) is shown...
    Resource Type:
    Dissertation
    Full Text:
    mapping A acting on ZZ52. In the table aw+1 is in boldface and l(X) indicates the length of any X ∈ S

  • Convergence Analysis Framework for Fixed-Point Algorithms in Machine Learning and Signal Processing

    Creator:
    Vu, Trung
    Abstract:
    Iterative algorithms are simple yet efficient in solving large-scale optimization problems in practice. With a surge in the amount of data in past decades, these methods have become increasingly important in many application areas including matrix/tensor recovery, deep learning, data mining, and reinforcement learning. To optimize or improve iterative algorithms,...
    Resource Type:
    Dissertation
    Full Text:
    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 240 LIST OF FIGURES (Continued) Figure Page 7.1 Contour plot of ρ∞ as a 2-D function of ρr and ρs

  • The Analysis of Hormone-dependent Transcription Factors and lncRNAs in Seeds by RNA Sequencing

    Creator:
    Sall, Khadidiatou
    Abstract:
    Seed dormancy is defined as the inability of viable seeds to germinate under conditionsotherwise favorable for germination. Dormancy provides a strategy for seeds to germinateat an appropriate time. Abscisic acid (ABA) is a major hormone involved in the regulationof seed dormancy. To elucidate the molecular mechanisms of dormancy, the twoexperimental...
    Resource Type:
    Dissertation
    Full Text:
    PHOSPHATES 2C pUAS upstream activating sequence PUB PLANT U-BOX PHY PHYTOCHROME PIL5

  • Linearity enhancement techniques for data converters

    Creator:
    Cao, Jinzhou
    Abstract:
    Data converters are essential interface circuits between the analog world that people live in and the digital processors that people live with. Linearity, which often is a tradeoff against other performance criteria, is one of the major performance demands from applications for both analog-to-digital converts (ADC) and digital-to-analog converters (DAC)....
    Resource Type:
    Dissertation
    Full Text:
    foundry technology. Figure 2.5: Comparator offset tuning circuit. s. CLK CLK VINp VINn REFn

  • Energy-efficient, short-range ultra-wideband radio transceivers

    Creator:
    Hu, Changhui
    Abstract:
    Short-range wireless communications continually attract interest from both industry and academia, and it is changing our life in every aspect in the last decade. The design of wireless transceivers is the bottleneck for variety applications, due to RF modeling inaccuracy, stringent FCC regulations over the transmitted power spectrum, interference, multi-path...
    Resource Type:
    Dissertation
    Full Text:
    . INTRODUCTION 10Km1Km100m10m1m 1K 10M 1M 100M 1G 10G D a ta R a te (G b p s ) Wireless

  • Limited magnitude error control codes

    Creator:
    Elarief, Noha
    Abstract:
    A relatively new model of error control is the limited magnitude error over high radix channels. In this error model, the error magnitude does not exceed a certain limit known beforehand. In this dissertation, we study systematic error control codes for common channels under the assumption that the maximum error...
    Resource Type:
    Dissertation
    Full Text:
    i is added to the sequence if and only if 2i (mod q) /∈ S and @c j ∈ S such that i≡ 2c j (mod q