Search Constraints

Start Over
Filtering by: Subject Switched capacitor circuits -- Design and construction Remove constraint Subject: Switched capacitor circuits -- Design and construction Decade 1990-1999 Remove constraint Decade: 1990-1999 Degree Name Master of Science (M.S.) Remove constraint Degree Name: Master of Science (M.S.)

Search Results

  • Low-voltage switched-capacitor circuits

    Creator:
    Bidari, Emad
    Abstract:
    In recent years, the rapidly growth of CMOS technology has evolved towards submicron and deep-submicron features. Due to smaller device sizes, and significant demand for low-power designs, the maximum allowable power supply voltage is restricted. So far, two solutions; clock boosting and switched opamp schemes have been proposed. The material...
    Resource Type:
    Masters Thesis
    Full Text:
    and constructive critiques that put me a step ahead in understanding analog circuit design. I thank

  • Low noise FSCL digital circuits for decimation filter

    Creator:
    Wong, Man Wa
    Abstract:
    A new circuit technique called Folded Source Coupled Logic (FSCL) has been developed to implement the digital section of mixed-signal IC applications. This FSCL circuit technique offers the advantage of low overlap current spikes during the switching transitions of conventional CMOS gates. This overlap current spike has become one of...
    Resource Type:
    Masters Thesis
    Full Text:
    filter 42 LIST OF TABLES Table Page 1 Comparison of a 4-bit CLA and 4-bit CSA 16 2 Design

  • Reaction kinetics and mass transport in the electroless deposition of copper

    Creator:
    Ninosky, Joseph M.
    Resource Type:
    Masters Thesis
    Full Text:
    and Mass Transport in the Electroless Deposition of Copper. Milo Koretsky Electroless copper

  • Switched-current logic for digital circuit design

    Creator:
    Subramanian, Vivek
    Resource Type:
    Masters Thesis
    Full Text:
    Switched-current logic for digital circuit design AN

  • VLSI implementation of adaptive BIT/serial IIR filters

    Creator:
    Badyal, Rajeev
    Abstract:
    A new structure for the implementation of bit/serial adaptive IIR filter is presented. The bit level system consists of gated full adders for the arithmetic unit and data latches for the data path. This approach allows recursive operation of the IIR filter to be implemented without any global interconnections, minimal...
    Resource Type:
    Masters Thesis
    Full Text:
    communication and control structures of these arrays offer a substantial advantage for the VLSI design and

  • The low-power design of prefix adder

    Creator:
    Chang, Che-jen
    Abstract:
    Minimizing the dynamic power consumption of a circuit is becoming a more and more important issue for digital circuit design in the age of portable electronics. Among all the arithmetic circuits, addition is the most fundamental operation. Therefore, designing low power adder is an important and necessary research area. In...
    Resource Type:
    Masters Thesis
    Full Text:
    dynamic power consumption of a circuit is becoming a more and more important issue for digital circuit

  • Mechanical characterization and modeling of solder joints for the secondary side reflow of large IC packages

    Creator:
    Yutzie, James D.
    Abstract:
    As the drive continues to reduce the size of Printed Wiring Assemblies (PWAs), improve performance of electronic assemblies, and reduce costs of these products, reliable secondary (bottom) side reflow operations must be developed. Attaching Surface Mount Technology (SMT) components to the secondary side of a Printed Circuit Board (PCB) is...
    Resource Type:
    Masters Thesis
    Full Text:
    . Currently, SSR is limited to small passive devices and small Integrated Circuit (IC) packages. It is

  • Device characterization and analog circuit design for heterojunction FETs

    Creator:
    Wang, Binan
    Abstract:
    Present day data processing technology requires very high speed signal processing and data conversion rates. Traditionally, these circuits have been implemented in silicon MOS technology, whose high speed performance is limited, due to inherent material properties. Though relatively immature compared to silicon technology, GaAs integrated circuit technology appears to be...
    Resource Type:
    Masters Thesis
    Full Text:
    Device Characterization and Analog Circuit Design for

  • Power estimation of superscalar microprocessor using VHDL model

    Creator:
    Zhang, Wanpeng
    Abstract:
    Power optimization becomes more and more important due to the design cost and reliability. Sometimes high power consumption means expensive package cost and low reliability. The first step in optimizing power consumption is determining where power is consumed within a processor. While system-level code tracing and bit transition calculation are...
    Resource Type:
    Masters Thesis
    Full Text:
    device models, different circuit design styles, single and multi-phase 11 clocking methodologies

  • A low ground bounce CMOS off-chip driver design

    Creator:
    Zheng, Jieyin
    Abstract:
    With the advancement of technology, submicron CMOSonly process is available now for Application Specific Integrated Circuits (ASICs). The high integration leads to the need for high pin counts. However voltage supply and ground bounce due to many output drivers switching at the same time is becoming a major problem. In...
    Resource Type:
    Masters Thesis
    Full Text:
    2.3 Prolong the Rise and Fall Time 7 Chapter 3. Proposed Circuit Design 10 3.1 Introduction 10 3.2