Index Catalog // ScholarsArchive@OSU

Single fault detection in combinational logic circuits

Creator:: Medhekar, Ranjana A.
Abstract:: The material in this paper is divided into the following four chapters for convenience. Chapter 1 explains, how the idea of fault testing changed from testing the machine instructions to testing the hardware in logic circuits. Chapters 2, 3 and 4 present the different approaches considered, namely: 1. Path sensitizing...
Resource Type:: Capstone Project
Full Text:: I ! ) APPROVED: Robert A. Short, Acting Chairman

The Oregon State Simulation Model command processing system

Creator:: Neuberger, Rosalyn C.
Resource Type:: Capstone Project
Full Text:: -·····', .... -- ---, ,., ........... JI" ----... POLLUTIOI ., _ .... E_N-ER--G-Y---- \J GOVERN MENT ' •--------- REVENUE COMPONENT

Several methods on the design of minimum length fault tests for combinational circuits

Creator:: Yuan, Jonqpyng
Resource Type:: Capstone Project
Full Text:: the dee;ree of Ma,ster of Science December 10, 1976 Approved: ) J Robert A. Short

Complexity of assembly language programs

Creator:: Spoerri, Peter
Resource Type:: Capstone Project
Full Text:: degree of MASTER OF SCIENCE June 1978 ) J APPROVED: Curtis R. Cook, Associate Professor

Performance evaluation of computer systems in terms of time delay, throughput, and throughput per unit of cost : single processor system, multiple processor network system, and uniprocessor with time sharing capacity

Creator:: Ramamurti, Sridar
Abstract:: The information processing industry is one of the fastest growing, and most dynamic industries on the scientific as well as business scene, today. Progress in designing and applying computing systems has out raced progress in evaluating their performance. In order to circumvent this trend, there should be a simultaneous development...
Resource Type:: Capstone Project
Full Text:: . Performance in Terms of Throughput Per Unit of Cost I. Conclusion J. Reference K. Appendix - Program

An iteration algorithm for graph orientation

Creator:: Heh, Shiang-Meei
Resource Type:: Capstone Project
Full Text:: Paths, trees, and flowers. Canad. J. Math. 17:449-467. 5. Floyd, Robert W. 1962 Shortest path

Microprocessor debug technology

Creator:: Ableidinger, Bruce
Resource Type:: Capstone Project
Full Text:: ? instruction. It can determine what condition coda is applicable to that cond i tional J~ MP instructicri

A software implementation of a virtual network simulator

Creator:: Domka, Walter F.
Abstract:: A software system to study network algorithms was implemented on UNIX. Each part of a network algorithm is written as a single C program which becomes a virtual node in the network. During a simulation, all virtualized nodes run as separate processes on a single PDP 11/40. Inter-node communication is...
Resource Type:: Capstone Project
Full Text:: requirements for the degree of MASTER OF SCIENCE June 1982 ) APPROVED: Michael J. F iling> Assis

The cloze procedure : a proposal for a measure of program comprehension

Creator:: Foote, David A.
Resource Type:: Capstone Project
Full Text:: J -15- at the beginning of the experiment. The corrections and a spoken set of instructions

Parallel execution of the Simplex algorithm

Creator:: Choi, Sungwoon
Abstract:: This project is concerned with the optimal distribution of the computation and the data in parallelized Simplex algorithms. Test cases were implemented on a 16-processor Transputer system from INMOS Corporation. By careful consideration of distribution of computations and data, a nearly linear speedup pattern was obtained. The most interesting thing...
Resource Type:: Capstone Project
Full Text:: ., 1972. [3]. Leah H. Jamieson, Dennis B. Gannon and Robert J. Douglass, The Characteristics of

ScholarsArchive@OSU

Single fault detection in combinational logic circuits

The Oregon State Simulation Model command processing system

Several methods on the design of minimum length fault tests for combinational circuits

Complexity of assembly language programs

Performance evaluation of computer systems in terms of time delay, throughput, and throughput per unit of cost : single processor system, multiple processor network system, and uniprocessor with time sharing capacity

An iteration algorithm for graph orientation

Microprocessor debug technology

A software implementation of a virtual network simulator

The cloze procedure : a proposal for a measure of program comprehension

Parallel execution of the Simplex algorithm

Limit your search

Academic Affiliation

Advisor

Commencement Year

Committee Member

Conference Name

Creator

Contributor

Date

Decade

Degree Field

Degree Level

Degree Name

File Format

Language

License

Non-Academic Affiliation

Peer Reviewed

Resource Type

Rights Statement

Subject

Search Constraints

Search Results

Limit your search