Search Constraints

Start Over
Filtering by: Creator Feely, R. A. Remove constraint Creator: Feely, R. A. Degree Field Electrical and Computer Engineering Remove constraint Degree Field: Electrical and Computer Engineering

Search Results

  • Energy efficient communication across on-chip wires in digital CMOS

    Creator:
    Postman, Jacob
    Abstract:
    For the past half century, CMOS process scaling has followed Moore's law, approximately doubling transistor density every 18 months. While locally routed wires have generally scaled with transistor size, longer wires have scaled at a slower rate and in some cases have grown larger as chip size and complexity have...
    Resource Type:
    Dissertation
    Full Text:
    Energy = Wire Energy (a) R N R R R N 3-cycle 3-cycle 3-cycle 3-cycle Baseline NoC Delay >= 17

  • Substrate noise coupling analysis in 0.18um silicon germanium (SiGe) and silicon on insulator (SOI) processes

    Creator:
    Pham, Hui En
    Abstract:
    Analysis of substrate noise coupling has been performed for a 0.18¹m lightly doped silicon germanium BiCMOS process. Techniques to minimize noise coupling in the chip and board design are presented, as well as methods for accurate modeling for substrate noise coupling simulations. Measurements from a test chip were taken to...
    Resource Type:
    Masters Thesis
    Full Text:
    approved: Terri Fiez Karti Mayaram Analysis of substrate noise coupling has been performed for a 0.18µm

  • Accurate and efficient simulation of synchronous digital switching noise in system on a chip

    Creator:
    Habal, Husni
    Abstract:
    A new method is presented to compress switching information in large digital circuits. This is combined with an efficient approach of generating the noise signatures of cells in a digital library that results in an accurate and efficient approach for estimating the noise generated in digital circuits. This method provides...
    Resource Type:
    Masters Thesis
    Full Text:
    Efficient Simulation of Synchronous Digital Switching Noise in Systems on a Chip Abstract approved

  • Compartmental analysis of the immune system

    Creator:
    Lawrence, Karen
    Abstract:
    A compartmental model of the immune system is simulated. Chapter I discusses the importance of such a model, reviews past immune system models, and summaries the immunological theory the model is based upon. In Chapter II, the compartmental representation of the immune system is developed from immunological and physiological theory....
    Resource Type:
    Masters Thesis
    Full Text:
    approved: Redacted for Privacy R. R. Mohleix A compartmental model of the immune system is simu- lated

  • The Architecture of a Reusable Built-In Self-Test for Link Training, IO and Memory Defect Detection and Auto Repair on 14nm Intel SOC

    Creator:
    Querbach, Bruce
    Abstract:
    The complexity of designing and testing today's system on chip (SOC) is increasing due to greater integrated circuit (IC) density and higher IO and memory frequencies. SOCs for the mobile phone and tablet market have the unique challenge of short product development windows, at times less than six months, and...
    Resource Type:
    Dissertation
    Full Text:
    . O’Mahony, M. Mansuri, K. Canagasaby, J. Kennedy, E. Yeung, and R. Mooney, “A 20Gb/s Forwarded Clock

  • IC-Antenna Co-Integration for Efficient and Scalable Millimeter-Wave Antenna Interfaces

    Creator:
    Liu,Yao
    Abstract:
    Millimeter-wave (mm-wave) technology promises high speed, high system capacity and low latency interconnects with reduced cost. Applications like high data-rate wireless links, next generation automotive sensors and security body scanners highly depend on mm-wave technology innovations. As operating frequency moves to higher mm-wave bands, shrinking antenna dimensions enable co-integration of...
    Resource Type:
    Dissertation
    Full Text:
    . A good candidate for the antenna substrate should have a small value of dielectric constant �r

  • Power efficient H.264 video decoding in embedded multiprocessor

    Creator:
    Kim, Jihong
    Abstract:
    This thesis presents a novel methodology that enables power efficient video decoding in an embedded system based on MPSoC (Multiprocessor System on Chip). This methodology is a physical combination of parallel processing which reduces power consumption of processors by exploiting thread-level parallelism and Dynamic Voltage Frequency Scaling (DVFS) that allows...
    Resource Type:
    Masters Thesis
    Full Text:
    : ______________________________________________________ Ben Lee This thesis presents a novel methodology that enables power efficient video

  • A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications

    Creator:
    Xiao, Ying
    Abstract:
    A novel switched-R-MOSFET-C input branch is proposed for low-voltage and high-linearity applications. The tunability is achieved by varying the clock duty cycle using an automatic tuning circuit. This tuning method does not involve a change in gate voltage, and is therefore particularly suitable for low-voltage applications. The advantages of the...
    Resource Type:
    Masters Thesis
    Full Text:
    , 2004 . Title: A Tunable Duty-Cycle-Controlled Switched-R-MOSFET-C CMOS Filter for Low-Voltage and

  • Multiple-fault detection in iterative arrays

    Creator:
    Ramamurti, Chandramouli
    Abstract:
    With the advent of LSI, iterative forms of realization of digital systems are becoming increasingly popular with system designers. Many problems occurring in digital computer design render themselves suitable for iterative realization. These include adders, arithmetic logic units, coding and decoding circuits and so on. Fault-free functioning of such systems...
    Resource Type:
    Dissertation
    Full Text:
    Chandramouli Ramamurti ACKNOWLEDGMENT I would like to express my sincere appreciation to Dr. R. A. Short

  • A force control algorithm for a wave energy linear test bed

    Creator:
    Henshaw, Nathan R.
    Abstract:
    Researchers at Oregon State University, focusing on the development of ocean wave energy converters, have designed and installed a unique linear test bed to aid in the characterization of these converters. Under the original control scheme, the linear test bed follows a position profile and is limited in its ability...
    Resource Type:
    Masters Thesis
    Full Text:
    , 2009 All Rights Reserved A Force Control Algorithm for a Wave Energy Linear Test Bed by Nathan R